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Abstract 
For obtainillg a zero defect lel'el, a high/ault coverage 
with respect /0 the sluck-at fOlllt model is oftell not suffi-
cient as there are many defeels thaI show a more complex 
behavior. In this paper, a method is presented/or COIllPW-
ilI8 tile occurrOlce probabilities oj certain defect.r and rhe 
realislic IOlllt coverage for test sets. The method is highly 
efficient as a pre-processing step is used/or partitioning 
rhe layolif Gild ex/rae/ing the def eclS ranked ill/he order of 
their OCCllrrence probabilities. 
The method was applied 10 a public domaitl library 
where defects causing 0 complex faulty behavior are possi-
ble. The occurrence probabilisy of these/olllts was com-
puted, and Ihe defeci coverage jor differem test sets was 
detenllined. 
1 Introduction 
Safety-critical applications require extremely high qual-
ity standards which have to be guar3J1teed by refined test-
ing tcchniques. Hence. very low de/ec/levels arc specified 
(less than 100 ppm) where defect level is defined as the 
percentage of defective parts that are misleadingly consid-
ered as good by the production lesl. High defecllevels may 
be caused by a fault model which does not rencet the actu-
al defect mechan isms [2,5,7.8.14.15.19,27]. In this case, 
even a high fault coverage docs not ensure a high product 
quality. because the most likely physical defects might es-
cape. The lerms defect coverage or realistic/allil coverage 
have been introduced for describing the quality of a test set 
T (25,26]. A realis tic fault f changes the logic or timing 
behaviour of the circuil and is related 10 a set of defects Dr 
such that the occurrence of a defect d E Of introduces the 
fault f into the circuil. The probability P(f) of fault f is 
identical with the occurrence probability P(Dr). Let F be 
the set of all realistic ftlulls. and FeT) c F arc the faults 
detected by test sel T. The defect coverage of T is roughly 
estimated by, DC(T) ,= ( I P(0) / (I P(0) . 
fEF(I') [EF 
1.1 O bjecti ves of the work 
In recent years a variety of approaches were published 
for determining the set of real istic fau lts based on the cir-
cuit layoul. The main obstacle to introducing these proce-
dures inlO practice is the huge number of possible [aulls 
and defec ts causing a very high computing complexity. 
In this paper a procedure is presented that extl"'dcts the 
realistic ftlults in the order of their occurrence probability. 
It is shown that the faults F'c F with a high occurrence 
probability form a rather small subset of F. and Iheir de-
tection leads to sufficient defcet coverage. One reason for 
thaI is the small number of defect mecban isms which 
dom inate a fabrication process Il2.13.14J. Moreover, ex-
tmcting only the faults F'c F leads to drastic saving in 
computing time for defect analysis such thai small and 
medium sized layouts can be complete ly analyzed. 
The main new idea for increasing the efficiency is to 
partit ion the layout into so called elementary objects. 
Computing defect probabili ties is first res tricted 10 these 
objects, and the results are refined and combined in a later 
step. The presented procedure has been applied to a public 
domain library [181. and the defect coverage obtained by 
test sets for 100% stuck-at fault coverage is discussed. The 
probability of such defects is computed whose delectabi lity 
depends on lest speed. driving strength a l the inputs or the 
order of the applied test patterns. 
1.2 S ta te of th e ar t 
One of the first reports on the extraction of realist ic 
faults is based on a stochastic insertion of defects into a 
layout description and analyzing the induced misbehavior 
[2 t J. This tlpproach is known tIS inductive fault analysis 
[6,7.28]. As a large number of the inserted defects do not 
letld to a fault)" behavior the efficiency can be increased if 
thc analysis is restrictcd to so called critical areas [28] 
which have becn introduced for yield estimat ion [17.23J. 
Laler work tried to enhance both the precision and Ihe 
efficiency of the analysis. In [9.26] the computations of 
the critical area was substituted by approximations such 
that mOre complex circuits could be handled. In [13] not 
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only bridgings but also other defects as open lines were 
considcrcxl. 
As the exact computation of critical areas is very ex-
pensive. several authors proposed a pre-processing of the 
circuit layout [4.101. Gyves and Di used the concept of 
susceptible sites depending on the defect type. These arc 
sites where a certain type of defcct can cause a malfunc-
tion. and which restrict the area to be analyzed. 
t.3 Organisation of the paper 
In the next section an overview of the defect analysis 
tool EDEN (Efficien{ Defect Extraction) is given. and it 
is shown how to pre·process the layout description for fur-
ther analysis. In section 3 the algorithm is presented for 
extracting the defects in the decreasing order of their occur-
rence probabilities. In the following section Ihese physical 
defects are mapped to electrical faults to be simulated. 
Simulation results are presented in section 5. and in sec-
lion 6 two defects of an example layout arc investigated. 
Thcy have a rather significant occurrence probability. but 
show a complex malfunction , and they are hard to detect. 
2 EDEN (Efficient Defect Extraction) 
2.1 Defects 
Defects are modifications of the circuit layout which 
can be distinguished in the following way: 
I) Missing material in one objcct or in multiple objects 
of a single layer. 
2) Addilional material resulting in a conncction of some 
objects of a single layer. 
3) Additional material resulting in a overlapping of ob-
jccts of different layers. 
These types include the most relevant defects. for in· 
stance bridgings. opens. pin holes. and also some parame· 
ter variations. Based on process data and known defect 
mechanisms, the geometric alterations caused by a certain 
type of defects have to be determined manually. Moreover. 
we identify defects of a certain type if the same objects arc 
affected in the same way, and hence they cause the same 
faulty topological structure. For instance defect A and 8 of 
figure la belong to the same class as both of them cause 
the faulty topology of figure lb. But in figure 2 defect A 
causes topology b) and defect B cau~ topology c). 
Defects 
" A" \ B CD~Q) 
a) Geometry 
CD Q) 
b) Topology 
Figure 1; Two defects of the same class 
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CD 
b) Topology with 
defect A 
a) Geometry 
c) Topology wi th 
defect B 
Figure 2: Two defects of different classes 
Based on a layout description and data of statistic yield 
or defect monitoring. the program EDEN generates defects 
and their occurrence probabilities (figure 3). The main idea 
of this approach is layout pre-processi ng by a partitioning 
algorithm such that: 
a refined circuit extraction provides sufficient infonna-
tion for generating lhe fault y electrical functions. 
the fault probability can efficiently be calculated by us· 
ing the concept of divide and conquer, 
all defect kinds are correctly mapped to Ihe electrical 
nellist. 
Layout 
C;;;;~~]~~~'~'oo~,}--~CChnOIOgy data) 
==,...~~:;-_-;:~~~;;::,-(device file) 
nmked netlist 
defonnations ranked raultlist 
+- ~echnology data) 
Figure 3: Basic flow of EDEN 
2.2 Layout partitioning 
The procedure PARTITION decomposes the layout in 
elementary objects which are defined by the following 
three conditions: 
1) All defects of the same type and size with centres on 
the elementary object arc equivalenl. 
2) The object is a rectangle. 
3) The area of the object is maxim'um under condition I 
and 2. 
Condition 2 and 3 allow an efficient caJcul:l1ion of the 
likelihood of faults by supporting a divide and conquer 
procedure. This calculation is based on the concept of crit· 
ical area (sec section 3.3) which is nO! tractable for arbi· 
trary polygons but for rectangles. As an example. figure 4 
shows the elemenlary objects for a single layout object. 
Defects on the elementary object 4 might cause a discon-
nection of all the other parts. 
a) topology b) equivalent defect 
free electrical circuit 
Figure 4: Eumple of elementary objects 
Three kinds of elementary objects can be discrimin:lIed: 
Redulldancy rectallglu which have only a single or 
evcn no conncction to a second object (e.g. object 3 in 
figure 4). 
Connection rectangles with exactly two connections 
(e.g. object I ). 
Branch rec/angles with more th:1O two conncctions 
(e.g. object 4). 
The parti tion into elemcntary objects is not unique. 
1be plJ1itioning algorithm is actually implemented as (0 1-
lows. First a region is decomposed into disjoint rectangles 
of max imum size as shown in figure 5. Second. branches 
arc identified. A rectangle with more than 2 direct neigh· 
bors (shadowed in figure 5) contains a branch and must 
recursively be decomposed into smaller rectangles while 
condition 3 of the definition is not violated (sec figure 6). 
During those three steps also vertical conncctions result-
ing in contacts or transistors arc considered. 
Figure 5: Partitioning of an object into maximum rectangles 
t::::l Redundancy rectangle 
r:::I Connection rectangle 
_ Branch rectangle 
Figure 6: Region arter complete partitioning 
2.3 Extended netlist extraction 
The computing efficiency is increased if the defect in· 
fonnation at layout level is lifted to transistor level as 
early as possible. Therefore. the transistor netlist is refined 
such that every elementary Object Can exactly be assigned 
JO one netlist element. In an extracted netlist branch rec· 
tangles are mapped to additional noeles whereas a path of 
connection rectangles is modeled by a simple edge usually 
representing parasitic resistors. In such an extended ne!list 
all defccl$ can exactly be located (see as an ex. fig. 2). 
Figure 7 shows the simplified layout of a CMOS in· 
verter. the result of a conventional netlist extractor. and 
the actually generated extended neUist by EDEN. For 
elearness capacitors are omitted. 
'. ~. 
~ "" "" 
a) Layout b) Conventional c) Extended 
netliS!. nelliSl 
Figure 7: Layout and electrical neltists or a CMOS inverter 
3 Ordering defect extraclion 
3.1 Analysis pairs 
To handle more complex circuits it is necessary to 
concentrate on the defect mechanisms and defects with 
high occurrence probability. This restriction is justified 
since usually only a few defect kinds dominate in a fabrica· 
tion process and many defects have a negligible occurrence 
probability [12.13,241. Therefore. defects causing faults 
with high likelihood have to be analyzed first. which also 
reduces the lest costs 1221. In this section a procedure for 
establishing an order and an estimation for the reached de-
fcct coverage is given. 
For each layer i a list RLi :- (Ri.O .... Ri ,n), n E IN. 
of the elementary objccts Rij, j E (o .... nl is generated 
such that A(Rij) < A(Ri,0 implies k < j whcre A(R) de· 
notes the size of R. Based on process data, the probability 
Oij of the dcfecttype j on layer i per area unit is known. 
These dllla are used for instance for yield modeling and for 
the so called product mod~/1231. For the underlying tech· 
nology process. a list OTt :'" (Dj,O .... Di.n) is generated 
which contains these probabilities in decreasing order (see 
figure 8). 
A pair (R,D) or a rccrangle R € RL i and dercct type 0 
E OTt describes a possible defect. and it is called analySiS 
pair. For instance. if metal is the first layer. and the most 
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frequen t defcci type on this layer is missing mmerial then 
(R 1,1, Dl ,0) is an analysis pair describing the second rect-
angle of the RL·lisl for metal with this defect. 
Rectangle-Lists Derect-type-LMs 
RL ' ll' DT' DT' 
A(R, t» 
'" 
. '.." 'u """, 0" ~~ .t.(M,, ) '" .. " 'co p(D, ,) 0" 
'" 
',-
"' 
,.., Rl.oo<t,l 
"", D'~I) 
t 1 t 1 
L, .um/:ocrofuyct$ A(RjJ) area gf recWltk RiJ 
m(1): numberofrecw>glesofRLX P(D;J) ~h!ibood of <lefeel 1)1>e j 
I>(x): oumberof=glcsofDTx on I.yer i 
Figore 8: List of rectangles and defect types 
An anaJysis pair provides a weight 
W(R.D) 0= A(R) • reD) 
which is fIrst rough estimation of the real defect proba-
bility. W(R.D) describes an upper bound, especially for de-
fccts affecting more than one rectangle. e.g. additional ma-
terial resulting in a short. Here, just the weight for addi-
tional material connected with the rectangle R is com-
puted. 
A total weight is defined by 
L m(i) 
TW 0= L r LA(R,.;) 
i=O j=O 
where the notations of figure 8 are used. For a sel AP 
of analysis pairs tile weight is defined by: 
W(AP) L W(R.D), 
(R.D) E AP 
An eslimation of the defect coverage obtained by ana· 
Iyzing all pairs in AP is giYcn by 
DC ,_ WeAr) 
- TW ' 
This is used as a stop criterion for generating analysis 
pairs. The procedure of fi gure 9 shows the computation of 
analysis pairs in the order of their weighl~ W(R.D). If pro-
cess data are not available all the Dij have to be constant, 
and only the size of the objects is considered. 
3.2 An example 
The cells of Ihe public dom!)in library of (he OCT-
TOOLS [18) were completely analyzed. The most com-
plex combinational cell is a 2:I-multiplexor realized as a 
CMOS complex gale. Figure 10 shows the layout. This 
circuit will serve as an ellample for the rest of this paper. 
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procedure SEQUE(RL I ... , RLL , DTJ , .• , O1'L): 
AP_set , ~ 0; helpJct , .. 0; 
for all L do 
help_set tOO (RL,O ' DL, 0) ; 
endfor ; 
sort hel p_set ; 
do 
AP_set .~ {first AP : '" (Ri,j , Oi,j) 
of help_set); 
help_set -~ AP; 
if (Ri,jtl ' Di,j) ex ist and not in 
help_set 
(add omd sort) (Ri,j+l, D,j) into 
help_set; 
endi f; 
if (Ri,j , Di,j+ll ex ist and not in 
help_set 
(add and sort] (Ri,j, Oi,j .. l) into 
help_set: 
endif; 
until (estimated DC >., required defect 
coverage) ; 
out AP _set; 
endprocedure: 
Figure 9: Determining analysis pai rs 
Figure 10: Example layout of a 2: I_mul tiplexor 
As process data are confidential, for the analysis de-
scribed here the data published in 1241 wet"C used. They arc 
confirmed by the work of 112J. Figure II shows the esti-
mations of defect covernges DC under both the assumption 
Ihat process data are not available, and based on process 
dala. 
estimated defect 
coverage 
too%-· ........... . 
\~th process data 
(~----- Withoutprocessdata 
O' ~-'---r-----r-----r--'--r--'--+~ 
, .. ~O'lo tOOl(, 
number of APin % 
Figure II: Estimated defect coverage by analysis pain 
Only a few percent of possible defects had to be ex-
wJ.cted to reach over 90% weighted defect eovemge. Using 
real process data reduces the number of analYSis pairs to 
consider. 
3.3 Critical area 
Output of the procedure SEQUENCE (figure 3) is the 
sorted list of analysis pairs which have 10 be processed fur-
ther to get exaCI defect probabilities. These probabili ties 
are determ ined based on the concept of the critical area 
CA(d} for :I defect wilh diametcr d. lL is Ihe area, where 
placing the centre of such a defect will cause:l fault. 
Figure 12 shows the critical area for hridgings with re-
!ipect to 2 elementary objects. 
where Oed) is the dis tribution of defect diameters, 0 
is the avernge defect density, and 
This leads to the average critical area 
-
CA:= l CA(d) ' h(d) dd. 
This concept can be adapted to various defect distribu-
tions and yield mOOcJs, for the analysis here the Gamma-
distribution, and also Ihe defect size distribution by Stap-
per 3re assumed [231. 
The critical area depends on the shape and size of the 
involved objects. In the original concept CA were deter-
mined by :lpproximations which arc sufficient for yicJd 
modeling. But with in cells these approximations may 
cause errors up to 100% [41. Hcnce. a refined but efficient 
technique for computing critical area is req uired. In the 
presented approach an extended method of 14] is used. The 
refinements consist in a mlher complex framework of for-
mulas for computing CA at the boundaries, Here, geomet-
ric formulas that are numerically hard to evaluate are sub-
stituted by easily computable but sti ll precise estimations. 
The used estimations allow closed fonnu las illstead of an 
approximation by series, and take into account Ihat usu-
ally several rectangles are cOJlnected. The ranked list of 
analysis pairs gives the objects and defect types for which 
critical areas arc computed. As seen before, thc critical area 
is proportional to thc probability of such a defect. 
4 Fault extr action 
4.1 Faults al transistor level 
elementary objects The defect classes dctcnnincd so far must be lifted to 
defects 
Figure 12: Two defects with diameter d. critical area ond ele-
mentary objceLs 
The average numbcr ;\. of faUlts is estimated by 
-
= lCA(d) . Oed) dd 
-
o . lCA{d)' h(d) rid . 
the eleclricallevel. Equivalent defects that lead to the same 
faulty transistor nellisl shou ld be identifi ed at an early 
siage of the process and their probabilities should be com-
bined. whereas defects which do not have an electrical d-
feCI should be removed. For gaining efficiency this should 
be done before electrical simulation. 
For each analysis pair (R,O) the corrcsponding defect is 
modeled in the nellist and the faulty behavior is deter-
mined. If two analysis pairs tum out (0 cause Ihe same 
faulty transislor nellist their corresponding defect proba-
bilities are combined. Furthennore. if two different topolo-
gies of a ImnsiSlor nellist show the same behavior during 
electrical simulation their defcci probabilities are united, 
too, resuU ing in a single val ue peo for Ihe realistic fault f. 
The input of Ihis procedure is the ordered list of analy-
sis pairs, output arc realistic faults. TIle order of gener:lt-
ing such a faul t is determined by lhe weights of the analy-
sis pairs. in the next sec lion it is shown Ihal these 
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weights and the realis tic fault probabilities have a high 
correlation. 
4.2 Example (cont inued) 
The layout of the multiplexor circuit (figure 10) is p.:tr-
titioned into elementary objects which arc mapped to the 
extended transistor netlisl. The addi tional nodes correspond 
to branch rectangles (figure 13). bold nodes will be men· 
tioned in the texl. 
, 
.. 
" " 
Figure 13: E~tendcd nellist for the eXllmple circui t without 
resistors and capaciTors. 
In the approach presented so far. we first estimate de-
fect coverage based on analysis pairs. afterwards we com-
pute defect coverage based on cri tical areas. and the stop 
criterion is the estim~lI ed value before. Hence. its is spe-
cially import..1ntlhal estimated and exaCI va lues for the de· 
fecI coverage nrc highly correlated. Figure 14 shows both 
curves fi t very well for the example circuit , but iI should 
be pointed out that this CSlimalion cannot be used for de-
termining the rea.1 weight of the fau lts. and only their ra-
tios are established. 
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defect 
covernge 
'00 ... - .... ~ ...:;;; ....;;.o .. -"' .... ~.-~-------, 
,,. 
estimated defect coverage 
based on analysis pairs 
real derect co vernge 
based on crit ical area 
number of APin % 
Figure 14 : Estimated and real deroct coverage. 
5 F a ult simulation 
5.1 Waveform generation 
The purpose of electrical fault simulation is bolh iden-
tifying equivalent defccls and detennining the defect cover-
age of a given lest sct. The firsl wk needs a tremendous 
computing effort as the circuit behavior depends on many 
fac tors as the speed. the screngch and the order of signals . 
Hence. chis can only be done for small cells and a subsel 
of che defecls. 
Moreover. the sUrToundings of a cell has 10 be consid· 
ered. as it is impossible 10 stimulate the inputs directly. 
Usually the wavefonns are generated by preceding cells. 
and responses are observed through following gates. The 
simulation model discussed in the sequel passes all input 
signalS through a driver. and the output s ignal through all 
invener (fi gure 15). 
;',A 
inB 
"I 
investigated 
circuit 
2101 
multiplexer 
Figure IS: SimuiatiOIl environment. 
5.2 Defect coverage 
If a test set is already generated. fault detection depends 
also on the ability of observing the behavior. which re-
quires hi gh capabilities of the tester equipmenl. Many 
faults may show a malfunction which is not determin-
istically detectuble due 10 a lim ited observation interval of 
the lester. or a behavior which is still wi thin the system 
specification. 
Hence. we di fferentiale the effective defect coverage of a 
tcst set T in the following way: 
- DQ(f) :' 
LPm 
r,!'e(f) 
LPm 
feFt 
is the coverage of defects which cause a logic fault. 
DC~(T) is the coverage of defects which cause a logic 
faul or a gross delay fault, F% contains these faults, 
where gross delay faults have an additional delay of at 
least 25% of the maximum delay of the analysed cir-
cuit. 
- De(T) is the coverage of all defects F including small 
delay faults. There are also some short-limed spikes 
and glitches which may cause distonions during operat-
ing but arc not guaranteed \0 be detected by the lest 
equipment. 
nceff) is obtainable by a standard lester, and the faults 
of DC<j(T) are possibly detectable by a hi gh performance 
equipment_ The probability of detecting faults of DC(n 
that produce only a small delay fault is very low . 
LP(n 
'" feFe(1) 
DC (1') := L p(r) 
rEF 
evaluats the ponioll of realist ic faults surely detected 
by a standard test equipment. 
5.3 Examp le (continucd) 
Based on the example layout. 214 modificalions of the 
transistor net list were extracted. These electrical raults 
fonn only about SO% of all possible defects. but detecting 
them would lead 10 a defect coverage of 99 .9%. 
A complete test sct including all p:lIIem sequences up 
to length 3 was applied using different driver strenglhs 
available in the used library. Table I shows the sum of the 
fault probabilities. The number in brackets denote logic 
faults which still show a dynamic behavior. First they 
produce a correct output value which is altered afler a cer-
tain time period. 111CSC fault s arc only detectable by a [ow 
speed test. 
6 Quality of test sets 
In this section some defects are discussed which cause a 
hardly detectable fault behavior. During the analysis, well-
known effects as a sequential behavior of stUCk-open faults 
or some delays were observed. More interesting malfunc-
tions include the dependency of fault detection on the 
driver strength at the input. and a dynamic malfunction 
where a correct output signal docs not stay stable_ 
For the example circuit an exhaustive test set (ex), four 
determ inistic lest sets (dl - d4), and three sets of f"..Indom 
patterns wcre gencrated. The complex multiplexor cell was 
described by a nellisl of single gates which were input to 
the deterministic test pattem generator SOCRATES [20J. 
The fault simulator FSILOS [3] was used for detennining 
the stuck-at fault coverage of all the test sets. Size and 
stuck-at fault coverage arc listed in (able 2. 
test set # pallem # covered stuck-at fault 
stuck-at faults coverage 
ex 8 22 1(}()% 
d 1 4 22 100% 
d 2 4 22 1(}()% 
d3 4 22 1(}()% 
d4 4 22 100% 
d 4 13 59% 
,2 4 18 82% 
" 
8 18 82% 
Table 2: Apphed test sets. 
6. 1 Defect coverage and driving strength 
First some statistic data are reported, then two defects 
are analyzed in deeper detail . All test sets were applied 
wi1h 1hree different driver strengths. The defcct covcmge 
DQ. and OC· are 3S defined before. Additionally, tables 
3,4 Dnd S contain values for oce and OCif where the 
faulls arc not weighted and arc assumed to have all the 
same probability_ This is the usual assumption, and it is 
only included for comparison reasons. 
The usually estimated defect coverage DC and the re-
alistic defect coverage DC differ significanlly. Especially 
dri ver logic fa ul ls logic + gross de lay faults a ll fa ults 
st reng th number 
very high 127 (0) 
high 130 (I) 
medium 140 (2) 
medium/low 143 (5) 
low 150 (20) 
very low lSI (10) 
LP(n number LP(D 
fe Fe (.::lit 
1.9178e-06 139 1.9262e-06 
J.918ge-06 139 1.9262e-06 
1.9262e-06 143 2.4337e-06 
2. 1824e-06 151 S.2420e·06 
4.98900-06 151 S.2420e-06 
S.2420e-06 151 S.2420e·06 
Table I: Number and likelihood of real is lie faults. 
number 
151 
151 
15 1 
152 
15 1 
151 
LP(n 
reF 
5.24200-06 
S.242Oe-06 
S.242OC-06 
5.2421e-06 
S.242Oe-06 
S.2420e-06 
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for medium and high driving strengths the conventional 
approaches overestimate the realistic val ue by more than 
100%. None of the test sets covers all the realist ic fau lts 
for a ll the driver s trengths even if only log ic faults are 
considered. despite the fact that five of the test sets obtain 
complete Sluck-fault coverage. If a medium strcngth driver 
is applied. the effcctive fault coveragc is in the average 
40%. These results are worse with respect to the sluck-at 
fault model than some reponed dala !71 where fa ult delec-
lion of stuck-at lest sel~ was delermined by switch-level 
simulation. Test scts dl ,d2 and d3, d4. rcsp .. only differ 
ill Ihe order of the applied pauerns, but show significant 
differences in the defect coverage. 
test set 'Fe DCe DCe DC " DC" 
C< 127 99.94 97 .69 36.58 84.10 
d 1 126 99.94 96.92 36.58 83.44 
d2 129 99.95 99.23 36.59 85.43 
d 3 11 7 86 .09 90.00 3 I. 5 1 77 .48 
d4 11 9 86.09 9 1.53 3 1. 5 1 78 .80 
" 
80 51.66 61.53 1 8_9 1 52.98 
,2 68 49.94 52 .30 18 .28 45.03 
,3 122 99.69 93 .84 36.49 80.79 
Table 3: Defect coverage with high drivcr strength. 
test sel ' Fe DCe DCe DC" DC' 
e< 135 99.66 96.42 36,62 89.40 
d1 135 99 .91 96.42 3 6. 7 1 89.40 
d2 137 99 .82 97.85 36.68 90.72 
d 3 125 86.02 89.28 31.6 1 82.78 
d4 126 85.85 90.00 31.55 83.44 
" 
77 51.36 55.00 18 .87 50.99 
, 2 69 49.79 49.28 l!L29 45.69 
d 125 99.37 89.28 36.52 82.78 
Table 4: Defect coverage with medium drivcr strength. 
lest set 'Fe DCe DCe DC' DC' 
C< 151 100.00 100.00 100.00 100.00 
d1 148 99.99 98.01 99.99 98.0 1 
d2 151 100.00 100.00 100 .00 100.00 
d3 144 95.12 95.36 95.12 95.36 
d4 147 95. 12 97.35 95.12 97.35 
" 
96 77.53 63.57 77.53 63.57 
, 2 104 52.43 68.87 52 .4 3 68.87 
d 144 99 .82 95.36 99.82 95.36 
Table 5: Defeci eovcrngc with low driver strenglh. 
The result concerning the r~ltIdom test set r3 :llso indi-
cates thm stuck-at fault coverage docs nOI rencctlhc cover-
Paper 30.2 
736 
age of realistic faults sufficiently. Here, only a stuck-at 
fault coverage of 82% was obtained, but defect coverage 
was higher than obtainable by the delermi nislic test sets 
d3 and d4 wilh 100% stuck-at coverage. A s imilar result 
was observed for the other invest igated cells of Ihe library 
and by measuring actually produced dies l 161. 
As seen in table I. the number of faults thai cause 
on ly a delay is decreasing if the driver strength is reduced, 
and the number of logic faults is growing. Hence, testing 
is becoming easier by lowering the s trength of the input 
dr ivers as also observed in [ II]. In numbers. only 130 
faults Out of 15 1 faults cause a logic malfunction if the 
driver strength is high, but using low strength drivers a ll 
151 fau lts arc detectable sta tieally. As the driving s lrenglh 
is pattern dependent. some faults may be overlooked dur-
ing testing, moreover. they may reduce reliabili ty (see also 
[11 D. For all the teSI sets the realistic fau l! coverage DC 
is increasi ng by reducing dri ving strength, and IWO of 
them (d2 and ex) lead to complete real istic fault coverage. 
In the presented example. the variat ions of the driver 
strength are uniform for all inputs. the results looks simi-
larly if differenl inputs are driven with different strengths. 
6_2 An example di!fect 
The test set d2 (table 6) was applied to a gale oxide de-
fec t within the p-channc1 transistor such that the gate is 
connected with the N-tub, which is node 42 in the ex-
tended netlis!. This realistic fault is number 2 of the rank-
ing lisl. and its probability is P<I) = 6.2Ie-07. 
in A inB ,, 1 o u t 
0 I 0 0 
0 1 1 1 
1 0 1 0 
1 0 0 1 
Table 6: Test set d2. 
Figure 16 is the output plot of the electrical simula-
tion with SPICE for the defect free circuit. Besides the 
voltage of node out and node inB also the graph for node 
20 is shown. which is the drain of the defective Ir.lnsislor. 
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rigure 16: Electrical simulation of the defect free-circuit. 
Figures 17a· 17c show the simulation results for the 
defect c ircuit with falling driving strength. The bridge di· 
vides the voltage such Ih31 for s trong input driving the re· 
suiting value of node 20 is in the range of 0.4 V and 1.6 
V, and the transistor Tf docs nOl swilch. bul reducing the 
driver s trcngth holds node 20 on a low potentia!. and the 
output out is defin itely on GND. For stronger drivers at 
thc input , the fault does not cause a notable delay (0 s; 
O. lns), and seems only to be detectable by iddq·testing. 
This supports the results reportcd in 115] where a combi· 
nation of logic testing. delay tcsting and iddq·testing is 
proposed for obtaining maximum product quality. 
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Figure 17; Eh:etrieal simulation of the defect eircuit with de· 
creasing dr iver slrcnglh for lest set d2. 
6.3 An example of a dynamic fault 
A bridging between node inB and node 69 may be 
caused by a defect of the metal layer , and has probabili ty 
p(f) = 6. J 2e·9 which is rank 17 in the fault list. If test set 
d3 (see table 7) is applied. the shoned nodes inB and 69 
get complementary values at the third pattern. resulting in 
a voltage of 2.3 V al node 69. 
in A in B se l 0", 
I I 0 0 
0 I I I 
I 0 0 I 
I 0 I 0 
Table 7: Test set d3. 
The small value of 2.3 V makes the following transis· 
tor conducting with a considerable resistance such that 
node 39 which is connected 10 the gates of the output in· 
verter looses its capacity slowly. Figure 18 shows that the 
correct output is generated for approxim3tely 20 ns before 
Ihe s ign31 fal ls to thc erroneous low level. The immediate 
transition is due to the inverter at the output. 
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node OUt _ _ """" 69 node 39 
Figure 18: Simulmiol'l results for a bridging for node inB and 
node 69 using test set d3 and low driver strength. 
TItis defect did not cause any o ther faul ty behavior, and 
cannot be dctected by usual high speed test. Moreover, 
even if tcsting is done at low speed this fault may escape 
and cause a wrong output late r as during operation Ihe 
same pattcrn may be repeated several times. Similar to the 
fault described in the previous section, this fault produces 
a considerable iddq-currcnt and can be detected by iddq·tesl· 
ing on principle. 
Concl usions 
A method was presented for cffic ienl dete rmining the 
realistic fa ult coverage based on the circuit layout. The 
layou t is part itioned inlO elcmentary objects which 3rc 
spccialiy suited for defect analysis. The faults are extrac ted 
and r:mked in the order of their occurrence probabili ty. 
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A CMOS library was invesligated using this tool. and 
several re.<;uits were obtained. The defect coverage of a test 
set generated for stuck·at fauils of the gate level equivalent 
is not always superior to random lest sets. For all test sets 
the defect coverage increases if the strength of the input 
driver is reduced. There are r:lUlIs which only have an effect 
ror a certuin driving Strength. other faults cause instable 
outputs, delays or sequential behavior. 
Using the 1001 presented, the defects C:lusi ng these 
raul ts arc identified and their occurrence probabilities are 
compuled. Further applications are in Ihe field of fault di· 
agnosis and layout symhesis for testability. 
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